Regviz

Freescale Semiconductor /MKV56F24 /SystemControl /ID_ISAR0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ID_ISAR0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKV56F24/SystemControl/ID_ISAR0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)BITCOUNT_INSTRS 0 (0)BITFIELD_INSTRS 0 (0)CMPBRANCH_INSTRS 0 (000)COPROC_INSTRS 0 (0)DEBUG_INSTRS 0 (0)DIVIDE_INSTRS

CMPBRANCH_INSTRS=0, DEBUG_INSTRS=0, BITFIELD_INSTRS=0, BITCOUNT_INSTRS=0, COPROC_INSTRS=000, DIVIDE_INSTRS=0

Description

Instruction Set Attributes Register 0

Fields

BITCOUNT_INSTRS

Indicates the supported Bit Counting instructions

0 (0): None supported, ARMv7-M reserved

1 (1): Adds support for the CLZ instruction
BITFIELD_INSTRS

Indicates the supported BitField instructions

0 (0): None supported, ARMv7-M reserved

1 (1): Adds support for the BFC, BFI, SBFX, and UBFX instructions
CMPBRANCH_INSTRS

Indicates the supported combined Compare and Branch instructions

0 (0): None supported, ARMv7-M reserved

1 (1): Adds support for the CBNZ and CBZ instructions
COPROC_INSTRS

Indicates the supported Coprocessor instructions

0 (000): None supported, except for separately attributed architectures, for example the Floating-point extension

1 (001): Adds support for generic CDP, LDC, MCR, MRC, and STC instructions

2 (010): As for 1, and adds support for generic CDP2, LDC2, MCR2, MRC2, and STC2 instructions

3 (011): As for 2, and adds support for generic MCRR and MRRC instructions

4 (100): As for 3, and adds support for generic MCRR2 and MRRC2 instructions
DEBUG_INSTRS

Indicates the supported Debug instructions

0 (0): None supported, ARMv7-M reserved

1 (1): Adds support for the BKPT instruction
DIVIDE_INSTRS

Indicates the supported Divide instructions

0 (0): None supported, ARMv7-M reserved

1 (1): Adds support for the SDIV and UDIV instructions

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data